

ONE-TIME PROGRAMMING MULTIPLE-LEVEL MEMORY CELLS

ABSTRACT

- 5 A multiple-level memory cell comprising: a memorization element formed of several polysilicon resistors associated in series between two input/output terminals; and a load in series with said resistive element, the midpoint of this series association forming a read terminal of the memory cell, and the respective junction points of said resistors of the memorization element being accessible.